

LISTING OF THE CLAIMS:

The following is a complete listing of all the claims in the application, with an indication of the status of each:

- 1 1. (Currently Amended) A computer-based software task management system
- 2 comprising:
- 3 a Task ID register for storing a plurality of different Task IDs;
- 4 a plurality of ~~an~~ index registers, each associated with a corresponding
- 5 one of the Task IDs, each index register configured to store a data register
- 6 pointer for pointing to a data register;
- 7 ~~a Task ID register coupled to the index register and configured to store~~
- 8 ~~a Task ID keyed to the index register;~~
- 9 a Task ID memory coupled to the Task ID register and configured to
- 10 store a plurality of flags, each flag associated with a corresponding one of the
- 11 Task IDs and each indicating whether the corresponding Task ID is available;
- 12 and
- 13 a state machine coupled to the Task ID memory and configured to (a)
- 14 receive a Task ID request from a task, (b) to determine whether a Task ID
- 15 is available in response to the Task ID request, (c) when a Task ID is
- 16 available, to issue a Task ID to the task and set the flag in the Task ID
- 17 memory indicating that the Task ID is in use, and (d) when the task is

18 complete, to reset the flag in the Task ID memory indicating that the Task
19 ID is available.

1 2. (Currently Amended) The computer-based software task management
2 system of claim 1, ~~further comprising:~~

3 ~~a plurality of index registers each configured to store a data register~~
4 ~~pointer for pointing to a data register~~

5 wherein the Task ID register comprises a plurality of Task ID registers,
6 ~~each coupled to the index register and~~ each configured to store one of said [[a]]
7 ~~Task IDs, keyed to a respective index register;~~

8 wherein the Task ID memory comprises a plurality of Task ID
9 ~~memories, each storing one of said plurality of flags each coupled to the Task~~
10 ~~ID register and configured to store a flag indicating whether a respective Task~~
11 ~~ID is available [[:]] and~~

12 wherein the state machine is configured to manage a plurality of
13 tasks with the plurality of index registers, Task ID registers and the Task
14 ID memory.

1 3. (Original) The computer-based software task management system of
2 claim 2, wherein each index register is uniquely associated with a different
3 Task ID.

1 4. (Currently Amended) The computer-based software task management
2 system of claim 2, further comprising:

3 a flip-flop circuit coupled to each ~~the~~ index register and configured to
4 toggle in response to each instance of the task, to cause the task to alternate
5 between a write cycle to the index register and one selected from the group
6 consisting of: a write cycle to the data register pointed to by the index register;
7 and a read cycle to the data register pointer to by the index register.

1 5. (Currently Amended) A computer-implemented method for managing
2 multiple tasks using an index register, comprising:

3 (a) receiving a Task ID request from a task;

4 (b) reading a Task ID memory in response to the Task ID request to
5 determine ~~determining~~ whether a Task ID is available for ~~in response to~~ the
6 Task ID request;

7 (c) when a Task ID is available, issuing a Task ID to the task and
8 setting a flag in the ~~the~~ Task ID memory indicating that the Task ID is in
9 use; ~~the~~ and

10 (d) when the task is complete, resetting the flag in the Task ID memory
11 indicating that the Task ID is available.

1 6. (Currently Amended) The computer-implemented method of claim 5 using a
2 plurality of index registers with a Task ID associated with each index register,
3 wherein: the determining step includes the step of determining whether a
4 Task ID is available from the plurality of Task IDs in response to the Task ID
5 request.

1 7. (Currently Amended) The computer-implemented method of claim 5,
2 further comprising: when a Task ID is not available, periodically requesting
3 a Task ID.

1 8. (Currently Amended) The computer-implemented method of claim 5, further
2 comprising the step of: an alternating read/write toggle in response to each
3 instance of the task, causing the task to alternate between a write cycle to the
4 index register and one selected from the group consisting of: a write cycle to
5 the data register pointed to by the index register; and a read cycle to the data
6 register pointer to by the index register.

1 9. (Currently Amended) The computer-implemented method of claim 6, further
2 comprising the step of: toggling a read/write control flip-flop in response to
3 each instance of the task, causing the task to alternate between a write cycle
4 to the index register and one selected from the group consisting of: a write

5 cycle to the data register pointed to by the index register; and a read cycle to
6 the data register pointer to by the index register.

1 10. (Currently Amended) The computer-implemented method of claim 8,
2 further comprising: resetting the read/write [[a]] flip-flop ~~circuit~~ after each
3 read-cycle, the flip-flop ~~circuit~~ steering the read and write accesses to the index
4 register and the data register pointed to by the index register.

1 11. (Currently Amended) The computer-implemented method of claim 9,
2 further comprising: resetting the read/write [[a]] flip-flop ~~circuit~~ after each
3 read-cycle, the read/write flip-flop ~~circuit~~ steering the read and write
4 accesses to the index register and the data register pointed to by the index
5 register.